













































Intuitive architecture for N x M memory
Too many select signals:
N words => N select signals
K = log2N







Word N – 2














Word N – 2 























 La word line abilita tutte le celle sulla riga  consumo di potenza 




1. Shorter wires within blocks












6-Transistor CMOS SRAM Cell
Elena Gnani













SRAM Write operation: ex. Q = 1
 IP: Q=1 
WL=1 to activate M5 e M6 
 BL=0 M6 is ON  Q goes to 0 since M4 turn OFF during the transient 
 BL=1 M6 is ON  Q goes to 0 since M1 turn OFF during the transient 




























Static power dissipation: want RL large 

















Il sense amplifier è un circuito in grado di amplificare le variazioni
presenti sul segnale di ingresso un piccolo sbilanciamento delle

























(a) Straightforward bit-line routing














Write: C S is charged or discharged by asserting WL and BL.
Read: Charge redistribution takes places between bit line and storage capacitance
Voltage swing is small; typically around 250 mV.








 Avrò in transitorio la cui durata dipende dalla resistività di M1 
Elena Gnani





Trench Cell Stacked-capacitor Cell









 1T DRAM requires a sense amplifier for each bit line, due to 
charge redistribution read-out. 
 DRAM memory cells are single ended in contrast to SRAM cells. 
 The read-out of the 1T DRAM cell is destructive  refresh is 
necessary for correct operation. 
 The 1T cell requires presence of a capacitance that must be 
explicitly included in the design. 
When writing a “1” into a DRAM cell, a threshold voltage is lost 
(M1 in pass transistor configuration) this loss can be 
circumvented by boot-strapping the word lines to a value 
higher than VDD 
Elena Gnani















 Control & Timing Circuitry
Elena Gnani
8-bit AND Decoder
Collection of 2M complex logic gates organized in 





1 NAND with 8 inputs and 1 NOT  very big area 
and very slow









1 NOR with 8 inputs (16 T)  1 stage Decoder






The address is partitioned into sections of 2 bits that 
are decoded in advance. The resulting signal are then 

















A0A1 A0A1 A0A1 A0A1
Number T: (256x8T)+(4 x 4 x 4T) = 2112 T 















A0A1 A0A1 A0A1 A0A1
Number T: (256x8T)+(4 x 4 x 4T) = 2112 T 
 52% smaller & faster
Elena Gnani
Column decoder: pass-transistor based
Advantages: speed (tpd does not add to overall memory access time)
Only one extra transistor in signal path
Disadvantage: Large transistor count
A0
S0







4-to-1 Tree-based column decoder
Number of devices drastically reduced, but delay increases quadratically
with # of sections and becomes prohibitive for large decoders. 
Solutions: i) buffers; ii) progressive sizing; iii) combination of tree and 
pass-transistor approaches
BL 0 BL 1 BL 2 BL 3
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A 0
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